

CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9

FEATURES:

- First-In/First-Out dual-port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1,024 x 9 organization (IDT7202)
- Low power consumption — Active: 440mW (max.) —Power-down: 28mW (max.)
- Ultra high speed—12ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CEMOS[™] technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function
- Dual versions available in the TSSOP package. For more information, see IDT7280/7281/7282 data sheet

IDT7280 = 2 x IDT7200 IDT7281 = 2 x IDT7201 IDT7282 = 2 x IDT7202

- Industrial temperature range (-40°C to +85°C) is available (plastic packages only)
- Green parts available, see ordering information

DESCRIPTION:

The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit (\overline{RT}) capability that allows for reset of the read pointer to its initial position when \overline{RT} is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

These FIFOs are fabricated using IDT's high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



 IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES

PIN CONFIGURATIONS





Package Type	Reference Identifier	Order Code		Package Type	Reference Identifier	Order Code
PLASTIC DIP ⁽¹⁾	P28-1	Р			L32-1	L
PLASTIC THIN DIP	P28-2	ТР		PLCC	J32-1	J
CERDIP ⁽¹⁾	D28-1	D				
THIN CERDIP	D28-3	TD			IOP VIEW	
SOIC	SO28-3	SO				
T	op view	•	-			

NOTE:

1. The 600-mil-wide DIP (P28-1 and D28-1) and LCC are not available for the IDT7200.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Tstg	Storage Temperature	-55 to +125	-65 to +155	°C
Ιουτ	DC Output Current	-50 to +50	-50 to +50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
	Commercial/Industrial/Military				
GND	Supply Voltage	0	0	0	V
VIH ⁽¹⁾	Input High Voltage Com'l/Ind'l	2.0	—	_	V
Vih ⁽¹⁾	Input High Voltage Military	2.2	_	_	V
VIL ⁽²⁾	Input Low Voltage	—	—	0.8	V
	Commercial/Industrial/Military				
TA	Operating Temperature Commercial	0	_	70	°C
TA	Operating Temperature Industrial	-40	—	85	°C
TA	Operating Temperature Military	-55	—	125	°C

NOTES:

1. For $\overline{RT}/\overline{RS}/\overline{XI}$ input, VIH = 2.6V (commercial).

2. 1.5V undershoots are allowed for 10ns once per cycle.

For $\overline{RT}/\overline{RS}/\overline{XI}$ input, VIH = 2.8V (military).

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V \pm 10%, TA = 0°C to +70°C; Industrial: Vcc = 5V \pm 10%, TA = -40°C to +85°C; Military: Vcc = 5V \pm 10%, TA = -55°C to +125°C)

		IDT7200L IDT7201LA IDT7202LA Com'l & Ind'I ⁽¹⁾ ta = 12, 15, 20, 25, 35, 50 ns		IDT720 IDT720 IDT720 Milita tA = 20, 30		
Symbol	Parameter	Min. Max.		Min.	Max.	Unit
ILI ⁽³⁾	Input Leakage Current (Any Input)	-1	1	-10	10	μA
Ilo ⁽⁴⁾	Output Leakage Current	-10	10	-10	10	μA
Vон	Output Logic "1" Voltage Іон = –2mA	2.4	_	2.4	-	V
Vol	Output Logic "0" Voltage IoL = 8mA	—	0.4	-	0.4	V
ICC1 ^(5,6,7)	Active Power Supply Current	_	80	_	100	mA
ICC2 ^(5,8)	Standby Current ($\overline{R}=\overline{W}=\overline{RS}=\overline{FL}/\overline{RT}=VH$)	_	5	_	15	mA

NOTES:

1. Industrial temperature range product for the 15ns and 25 ns speed grades are available as a standard device.

2. Military speed grades of 50ns and 80ns are only available for the IDT7201LA.

3. Measurements with $0.4 \le V_{IN} \le V_{CC}$.

4. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.

5. Tested with outputs open (IOUT = 0).

6. Tested at f = 20 MHz.

7. Typical Icc1 = 15 + 2*fs + 0.02*CL*fs (in mA) with Vcc = 5V, Ta = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).

8. All Inputs = Vcc - 0.2V or GND + 0.2V.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol Parameter		Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

1. Characterized values, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
OutputLoad	See Figure 1



or equivalent circuit *Figure 1. Output Load* * Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $VCC = 5V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Commercial IDT7200L12		Com'l & Ind'l ⁽²⁾		Com'l & Mil.		Com'l & Ind'l ⁽²⁾		
				IDT72	00L15	IDT72	00L20	IDT72	00L25	1
		IDT72	IDT7201LA12)1LA15)2LA15		1LA20 121 A20	ID 1 7201LA25 IDT7202LA25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	ShiftFrequency	_	50	_	40	_	33.3	_	28.5	MHz
tRC	Read Cycle Time	20	_	25	_	30	_	35	_	ns
tA	AccessTime	<u> </u>	12	_	15	_	20	—	25	ns
tRR	Read Recovery Time	8	_	10	_	10	_	10	_	ns
tRPW	Read Pulse Width ⁽³⁾	12	_	15	_	20	_	25	_	ns
trlz	Read Pulse Low to Data Bus at Low Z ⁽⁴⁾	3	_	3	_	3	_	3	_	ns
twLz	Write Pulse High to Data Bus at Low Z ^(4,5)	5	_	5	_	5	_	5	_	ns
tDV	Data Valid from Read Pulse High	5	—	5	_	5	—	5	_	ns
tRHZ	Read Pulse High to Data Bus at High Z ⁽⁴⁾	- 1	12	—	15	_	15	_	18	ns
twc	Write Cycle Time	20	_	25	_	30	_	35	_	ns
twpw	Write Pulse Width ⁽³⁾	12	_	15	_	20	_	25	_	ns
twr	Write Recovery Time	8	_	10	_	10	_	10	_	ns
tDS	Data Set-up Time	9	_	11	_	12	_	15	_	ns
tDH .	Data Hold Time	0	_	0	_	0	_	0	_	ns
tRSC	Reset Cycle Time	20	-	25	_	30	_	35	_	ns
tRS	Reset Pulse Width ⁽³⁾	12	_	15	_	20	_	25	_	ns
tRSS	Reset Set-up Time ⁽⁴⁾	12	_	15	_	20	_	25	_	ns
tRSR	Reset Recovery Time	8	_	10	_	10		10	1	ns
t RTC	Retransmit Cycle Time	20	_	25	_	30		35		ns
trt	Retransmit Pulse Width ⁽³⁾	12	_	15	_	20	-	25		ns
tRTS	Retransmit Set-up Time ⁽⁴⁾	12	_	15	_	20	_	25		ns
t RTR	Retransmit Recovery Time	8	_	10	_	10	_	10		ns
tefl	Reset to Empty Flag Low	_	12	_	25	_	30	_	35	ns
thfh,ffh	Reset to Half-Full and Full Flag High		17	_	25	_	30	_	35	ns
t RTF	Retransmit Low to Flags Valid	-	20	_	25	_	30	_	35	ns
tref	Read Low to Empty Flag Low		12	_	15	_	20	_	25	ns
tRFF	Read High to Full Flag High	-	14	—	15	—	20	_	25	ns
tRPE	Read Pulse Width after EF High	12	_	15	_	20	_	25		ns
tweF	Write High to Empty Flag High	-	12	—	15	-	20	_	25	ns
twff	Write Low to Full Flag Low	_	14	_	15	_	20	_	25	ns
twhf	Write Low to Half-Full Flag Low		17	_	25	_	30	_	35	ns
tRHF	Read High to Half-Full Flag High	_	17	_	25	_	30	_	35	ns
twpF	Write Pulse Width after FF High	12	_	15	_	20	_	25	-	ns
txol	Read/Write to XO Low		12	_	15	_	20	_	25	ns
txoн	Read/Write to XO High		12	_	15		20		25	ns
txi	XI Pulse Width ⁽³⁾	12		15		20		25		ns
txir	XI Recovery Time	8	_	10	_	10		10		ns
txis	XI Set-up Time	8	-	10	_	10	_	10	_	ns

NOTES:

1. Timings referenced as in AC Test Conditions.

2. Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device.

3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode

AC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Continued)

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $VCC = 5V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Military		Commercial		Com'l & Mil. ⁽²⁾		Military ⁽²⁾		
		IDT7200L30		IDT7200L35		IDT7200L50				1
		IDT7201LA30		IDT720	ID17201LA35)1LA50			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
ts	Shift Frequency		25		22.2		15		10	MHZ
tRC.	Read Cycle Time	40		45		65		100		ns
tA	Access Time	_	30		35		50		80	ns
tRR	Read Recovery Time	10		10		15		20		ns
tRPW	Read Pulse Width ⁽³⁾	30	_	35	_	50	_	80	_	ns
tRLZ	Read Pulse Low to Data Bus at Low Z ⁽⁴⁾	3	_	3	_	3	_	3	_	ns
twLz	Write Pulse High to Data Bus at Low Z ^(4, 5)	5	_	5	_	5	_	5	_	ns
tDV	Data Valid from Read Pulse High	5	_	5	_	5	_	5	_	ns
tRHZ	Read Pulse High to Data Bus at High Z ⁽⁴⁾	_	20	_	20	_	30	_	30	ns
twc	Write Cycle Time	40	_	45	_	65	_	100	_	ns
twpw	Write Pulse Width ⁽³⁾	30	_	35	_	50	_	80	_	ns
twr	Write Recovery Time	10	_	10	_	15	_	20	_	ns
tDS	Data Set-up Time	18	_	18	_	30	_	40	_	ns
tDH .	DataHoldTime	0	_	0	_	5	_	10	_	ns
tRSC	Reset Cycle Time	40	_	45	_	65	_	100	_	ns
tRS	Reset Pulse Width ⁽³⁾	30	_	35	_	50	_	80	_	ns
tRSS	Reset Set-up Time ⁽⁴⁾	30	_	35	_	50	_	80	_	ns
tRSR	Reset Recovery Time	10	_	10	_	15	_	20	_	ns
t RTC	Retransmit Cycle Time	40	_	45	_	65	_	100	_	ns
t RT	Retransmit Pulse Width ⁽³⁾	30	_	35	_	50	_	80	_	ns
t RTS	Retransmit Set-up Time ⁽⁴⁾	30	_	35	_	50	_	80	_	ns
t RTR	Retransmit Recovery Time	10	—	10	_	15	_	20	—	ns
tEFL	Reset to Empty Flag Low		40		45		65		100	ns
thfh,ffh	Resetto Half-Full and Full Flag High		40		45		65	_	100	ns
t RTF	Retransmit Low to Flags Valid		40		45		65		100	ns
t REF	Read Low to Empty Flag Low		30		30		45		60	ns
tRFF	Read High to Full Flag High		30		30		45	_	60	ns
tRPE	Read Pulse Width after EF High	30		35	_	50		80	_	ns
tWEF	Write High to Empty Flag High		30		30		45		60	ns
tWFF	Write Low to Full Flag Low		30		30	_	45	_	60	ns
twhf	Write Low to Half-Full Flag Low		40		45		65		100	ns
t RHF	Read High to Half-Full Flag High	_	40	_	45	_	65	_	100	ns
tWPF	Write Pulse Width after FF High	30		35		50		80		ns
txol	Read/Write to XO Low		30		35		50		80	ns
tхон	Read/Write to XO High		30		35		50		80	ns
txi	XI Pulse Width ⁽³⁾	30		35		50		80		ns
txir	XI Recovery Time	10		10		10		10		ns
txis	XI Set-up Time	10	-	10	_	15	_	15	l —	ns

NOTES:

1. Timings referenced as in AC Test Conditions

2. Military speed grades of 50ns and 80ns are only available for IDT7201LA.

3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode.

ORDERING INFORMATION



2679 drw 21

NOTES:

- 1. Industrial temperature range product is available for the 15ns and 25ns as a standard product.
- 2. "A" to be included for IDT7201 and IDT7202 ordering part number.
- 3. Green parts are available. For specific speeds and packages contact your local sales office.
- 4. For "P", Plastic Dip, when ordering green package, the suffix is "PDG".